

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR ATTORNEY DOCKET NO.		CONFIRMATION NO		
09/993,336	11/13/2001	Chaitanya S. Rajguru	10559-519001 / P12423	5776		
20985	7590 06/03/2003					
FISH & RICHARDSON, PC			EXAMINER			
SUITE 500	LA VILLAGE DRIVE		DESTA, ELIAS			
SAN DIEGO, CA 92122			ART UNIT	PAPER NUMBER		
			2857			
		•	DATE MAIL ED. 06/02/2002	DATE MAIL ED: 06/02/2002		

Please find below and/or attached an Office communication concerning this application or proceeding.

3			Applicati	on N .	Applicant(s)	611
			09/993,3	36	RAJGURU, CHAITANYA S.	
	Offic	Action Summary	Examine	7	Art Unit	
			Elias Des		2857	
Period f		ING DATE of this communicat	tion appears on the	e cover sheet with the c	orrespondence add	ress
A SHO THE N - Exten after S - If the	DRTENED MAILING D sions of time r SIX (6) MONTI period for repl period for repl	STATUTORY PERIOD FOR DATE OF THIS COMMUNICA may be available under the provisions of 3 HS from the mailing date of this communic by specified above is less than thirty (30) day by is specified above, the maximum statuto	TION. 7 CFR 1.136(a). In no ev ation. 1ys, a reply within the stat ry period will apply and w	ent, however, may a reply be tin utory minimum of thirty (30) day ill expire SIX (6) MONTHS from	nely filed s will be considered timely. the mailing date of this con	
- Any re	eply received b	n the set or extended period for reply will, y the Office later than three months after t adjustment. See 37 CFR 1.704(b).	by statute, cause the app he mailing date of this co	ilication to become ABANDONE mmunication, even if timely filed	D (35 U.S.C. § 133). , may reduce any	
1)⊠	Respons	ive to communication(s) filed	on <u>13 November</u>	<u> 2001</u> .		
2a) <u></u> □	This action	on is FINAL . 2b)	$oxed{oxed}$ This action is	non-final.		
3) 🗌 Disposition	closed in	s application is in condition for accordance with the practice ms	r allowance excep under <i>Ex parte</i> Q	ot for formal matters, pr puayle, 1935 C.D. 11, 4	rosecution as to the 153 O.G. 213.	merits is
4)🛛	Claim(s)	<u>1-25</u> is/are pending in the app	olication.			
4	4a) Of the	above claim(s) is/are v	vithdrawn from co	nsideration.		
5)	Claim(s) _	is/are allowed.				
6)⊠	Claim(s) <u>1</u>	-25 is/are rejected.				
7) 🗌	Claim(s) _	is/are objected to.				
-	–	are subject to restriction	n and/or election r	equirement.		
Application	·					
• —	•	cation is objected to by the Ex		—		
		g(s) filed on 25 February 200				
		may not request that any objection				
11) 📙 1	• •	sed drawing correction filed or			ived by the Examine	í.
12\□ Т	• •	ed, corrected drawings are require r declaration is objected to by		mice action.		
,		•	tile Examiner.			
•		l.S.C. §§ 119 and 120		do-251100 6 440/a) (d) or (f)	
<i>,</i> —		dgment is made of a claim for	Toreign priority ur	ider 35 U.S.C. § 119(a)-(a) or (i).	
, –		Some * c) None of:		n received		
		tified copies of the priority doc			on No	
		tified copies of the priority doc				enet:
		ies of the certified copies of the application from the Internation ached detailed Office action for the price of the contraction for the price of the contraction for the contraction of the contract	onal Bureau (PCT	Rule 17.2(a)).		нау с
14)∐ A	cknowledg	ment is made of a claim for d	lomestic priority u	nder 35 U.S.C. § 119(e	e) (to a provisional a	application).
		anslation of the foreign langua	• .	•		
Attachment	(s)					
2) Notice	of Draftspe	es Cited (PTO-892) rson's Patent Drawing Review (PTO- sure Statement(s) (PTO-1449) Paper			(PTO-413) Paper No(s Patent Application (PTO	
.S. Patent and Tra PTO-326 (Rev		(Office Action Summa	ry	Part of Paper No. 6	

Application/Control Number: 09/993,336

Art Unit: 2857

Detailed Action

Drawing

- 1. The drawing is objected to because of the following minor informalities:
 - Fig. 2: line 23 should be labeled as to its function.
 - > Fig. 3B: delete "40"
 - > Fig. 4: elements 47 and 46 should be labeled as to their function.
 - > Fig. 5: box 46 should be labeled as to its function.

Claim rejection – 35 U.S.C. 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) The invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. <u>Claims 1-25</u> are rejected under 35 U.S.C. 102(b) as anticipated by <u>Kawahara et al</u>. (IEEE Journal).

In reference to claims 1, 7, 13, 19 and 20: Kawahara et al. teaches an apparatus for generating an internal voltage for a low voltage flash memories (see Kawahara et al., Abstract). The apparatus includes:

➤ A charge pump having a capacity that is preset to a particular value (see *Kawahara et al.*, page 126, 1st column, paragraph 3 to 2nd column, paragraph 1, and Fig. 1).

Application/Control Number: 09/993,336

Art Unit: 2857

- A measuring circuit to measure the actual capacity of the charge pumps and to reset the capacity of the charge pumps to a value based on the measured capacity (see *Kawahara et al.*, page 129, 1st column, 1st paragraph and Fig. 1, sense and latch circuit).
- ➤ An array of memory cell because memory cells in Flash technology is set in an array arrangement (see *Kawahara et al.*, Fig. 1, memory cell).
- ➤ It is inherent that the measurement and the analysis in <u>Kawahara et al</u>. is done using a computer because in Fig. 1, the decoder is interfaced to an output port which serves for carrying out further analysis as shown in Figs. 9-11.

With regard to claims 2, 8, 14 and 21: as noted above in claims 1, 7, 13 and 20, <u>Kawahara et al</u>. further teaches that an output of the charge pump is preset to operate at a particular voltage and current (see <u>Kawahara et al</u>., page 129, Fig. 11 and 1st column, 1st paragraph).

With regard to claims 3, 9, 15 and 22: as noted above in claims 1, 7, 13 and 19, Kawahara et al. further teaches that the measuring circuit includes a temperature sensor because the reference voltages are expressed in terms of temperature dependence (see Kawahara et al., page 129, Fig. 9).

With regard to claims 4, 5, 10, 11, 16, 17, 23 and 24: as noted above in claims 1, 7, 13 and 19, *Kawahara et al.* further teaches that the measuring circuit includes voltage sensor to sense a voltage at an input and output of the charge pump (see *Kawahara et al.*, Fig. 1, sense and latch circuit and reference voltage).

Application/Control Number: 09/993,336

Art Unit: 2857

With regard to claims 6, 12, 18 and 25: as noted above in claims 1, 7, 13 and 19, <u>Kawahara et al.</u> further teaches that the measuring circuit includes a current sensor to sense a current at an output of the charge pump (see <u>Kawahara et al.</u>, page 129, paragraph 1 and page 130, Fig. 12).

Conclusion

- 4. The prior art made of record and not relied upon is considered pertinent to applicant disclosure.
 - ▶ <u>Lee et al.</u> (U.S. 6,381,670) teaches flash memory array having maximum
 and minimum threshold voltage detection for eliminating over-erasure
 problem and enhancing write operation.
 - Lin et al. (IEEE Journal) teaches a 4-phase charge pumping circuit for low supply voltages using 0.6 μm triple-well CMOS technology to generate high negative boosted voltage.
 - Tanzawa et al. (IEEE Journal) teaches a stable programming pulse generator for single power supply, high-speed programming and low power Flash memories.
 - Song et al. (U.S. Patent 5,978,275) teaches the process of erase and program control state-machines for flash memories.
 - Akaogi et al. (U.S. Patent 6,111,787) teaches a system for generating an address transition signal for a dual bank flash memory device.

Art Unit: 2857

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Elias Desta whose telephone number is (703)-305-3840. The examiner can normally be reached on M-Thu (8:00-6:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Marc S. Hoff can be reached on (703)-308-1677. The fax phone numbers for the organization where this application or proceeding is assigned are (703)-308-5841 for regular communications and (703)-308-5841 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)-308-1782.

Elias Desta Examiner Art Unit 2857

-ed

May 22, 2003

